This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

A3PE3000L-1PQ208I +BOM

Programmable Device

Manufacturer:

Microchip Technology
Mfr.Part #:

A3PE3000L-1PQ208I
Datasheet:

A3PE3000L-1PQ208I Datasheet (PDF)
Series:

ProASIC3L
Programmabe:

Not Verified
Total RAM Bits:

516096
Number Of I/O:

147
EDA/CAD Models:

Request Free CAD Models for A3PE3000L-1PQ208I

A3PE3000L-1PQ208I General Description

The A3PE3000L-1PQ208I FPGA from Microchip Technology is a versatile solution for demanding applications that require robust security, efficient power usage, and dependable performance. With 3 million system gates, this FPGA is well-equipped to handle complex digital designs with ease. Its plastic quad flat package with 208 pins ensures compatibility with various systems, while its industrial temperature range operation guarantees reliable functionality in harsh environments

Key Features

Military Temperature Tested and Qualified
Each Device Tested from –55°C to 125°C
Firm-Error Immune
Not Susceptible to Neutron-Induced Configuration Loss
Low Power
Dramatic Reduction in Dynamic and Static Power
1.2 V to 1.5 V Core and I/O Voltage Support for Low Power†
Low Power Consumption in FlashFreeze Mode Allows for
Instantaneous Entry To / Exit From Low-Power FlashFreeze
Supports Single-Voltage System Operation
Low-Impedance Switches
High Capacity
600 k to 3 M System Gates
Up to 504 kbits of True Dual-Port SRAM
Up to 620 User I/Os
Reprogrammable Flash Technology
130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS Process
Live-at-Power-Up (LAPU) Level 0 Support
Single-Chip Solution
Retains Programmed Design when Powered Off
High Performance
350 MHz (1.5 V systems) and 250 MHz (1.2 V systems) System
Performance
3.3 V, 66 MHz, 66-Bit PCI (1.5 V systems) and 66 MHz, 32-Bit
PCI (1.2 V systems)
In-System Programming (ISP) and Security
Secure ISP Using On-Chip 128-Bit Advanced Encryption
Standard (AES) Decryption via JTAG (IEEE 1532–compliant)
FlashLock® to Secure FPGA Contents
High-Performance Routing Hierarchy
Segmented, Hierarchical Routing and Clock Structure
High-Performance, Low-Skew Global Network
Architecture Supports Ultra-High Utilization

Specifications

Series	ProASIC3L	Programmabe	Not Verified
Total RAM Bits	516096	Number of I/O	147
Number of Gates	3000000	Voltage - Supply	1.14V ~ 1.575V
Mounting Type	Surface Mount	Operating Temperature	-40°C ~ 100°C (TJ)
Base Product Number	A3PE3000L