This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

DM9102DEP +BOM

DM9102DEP DAVICOM

Manufacturer:

Davicom Semiconductor
Mfr.Part #:

DM9102DEP
Datasheet:

DM9102DEP Datasheet (PDF)
Mount:

Surface Mount
Number Of Pins:

128
Data Rate:

100 Mbps
Interface:

PCI
EDA/CAD Models:

Request Free CAD Models for DM9102DEP

DM9102DEP General Description

IC, ENET CNTRL, 10/100M PHY, 128LQFP; Data Rate: 100Mbps; Ethernet Type: IEEE 802.3u; Supply Voltage Min: 2.375V; Supply Voltage Max: 2.625V; Controller IC Case Style: LQFP; No. of Pins: 128Pins; IC Interface Type: PCI; Operating Temperature Min: 0°C; Operating Temperature Max: 70°C; Product Range: -; Automotive Qualification Standard: -; RoHS Phthalates Compliant: To Be Advised; MSL: MSL 3 - 168 hours; Operating Temperature Range: 0°C to +70°C; Supply Current: 93mA; Supply Voltage Range: 2.375V to 2.625V, 3.135V to 3.465V

Key Features

■ Integrated Fast Ethernet MAC, Physical Layer and transceiver in one chip.
■ 128 pin LQFP with CMOS process.
■ +2.5/3.3V Power supply with +5V tolerant I/O.
■ Comply with PCI specification 2.2.
■ PCI bus master architecture.
■ PCI bus burst mode data transfer.
■ Two large independent transmission and receipt FIFO.
■ Up to 256K bytes Boot EPROM or Flash interface.
■ EEPROM 93C46 interface automatically supports node ID load and configuration information.
■ Comply with IEEE 802.3u 100Base-TX and 802.3 10Base-T.
■ Comply with IEEE 802.3u auto-negotiation protocol for automatic link type selection.
■ Support IEEE 802.3x Full Duplex Flow Control.
■ VLAN frame length support.
■ IP/TCP/UDP checksum generation and checking.
■ Zero copy supporting.
■ Comply with ACPI and PCI Bus Power Management.
■ Support the MII (Media Independent Interface) for an external PHY.
■ Support Wake-On-LAN function and remote wake-up (Magic packet, Link Change and Microsoft® wake-up frame).
■ Support 4 Wake-On-LAN (WOL) signals (active high pulse, active low pulse, active high, active low.)
■ High performance 100Mbps clock generator and data recovery circuit.
■ Digital clock recovery circuit, using advanced digital algorithm to reduce jitter.
■ Adaptive equalization circuit and Baseline wandering restoration circuit for 100Mbps receiver.
■ Provides Loopback mode for easy system diagnostics.
■ Support HP Auto-MDIX.
■ Low power consumption modes:
- Power reduced mode (cable detection)
- Power down mode
- Selectable TX drivers for 1:1 or 1.25:1 transformers for additional power reduction. (1.25:1 transformers for Non Auto-MDIX only).

Specifications

Mount	Surface Mount	Number of Pins	128
Data Rate	100 Mbps	Interface	PCI
Max Operating Temperature	70 °C	Max Supply Voltage	2.625 V
Min Operating Temperature	0 °C	Min Supply Voltage	2.375 V
Height	1.45 mm	Length	14 mm
Width	14 mm