This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

EP1SGX10DF672C5N +BOM

Stratix GX Family processor with MHz frequenc

Manufacturer:

Intel Corp
Mfr.Part #:

EP1SGX10DF672C5N
Datasheet:

EP1SGX10DF672C5N Datasheet (PDF)
Feature-family-name:

Stratix® GX
Feature-process-technology:

130nm
Feature-maximum-number-of-user-i-os:

362
Feature-device-logic-cells:

10570
EDA/CAD Models:

Request Free CAD Models for EP1SGX10DF672C5N

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

EP1SGX10DF672C5N General Description

One of the standout features of the EP1SGX10DF672C5N is its support for various high-speed protocols, including PCI Express, Gigabit Ethernet, and Serial RapidIO. This versatility allows developers to create cutting-edge solutions for a wide range of industries, from telecommunications to industrial automation. Additionally, the eight-phase lock loops (PLLs) for clock generation provide precision timing control, ensuring optimal performance in even the most demanding applications. With low power consumption and advanced power management features, the EP1SGX10DF672C5N strikes the perfect balance between performance and efficiency

Specifications

feature-family-name	Stratix® GX	feature-process-technology	130nm
feature-maximum-number-of-user-i-os	362	feature-number-of-registers
feature-device-logic-cells	10570	feature-device-system-gates
feature-number-of-multipliers	48 (9x9)	feature-program-memory-type	SRAM
feature-ram-bits-kbit	898.9	feature-total-number-of-block-ram	1+60+94
feature-ethernet-macs		feature-supported-ip-core	PCI Express Cores\|PCI Express to AXI Bridge Controller (GPEX-PAB)\|Viterbi Compiler, Low-Speed/Hybrid Serial Decoder
feature-supported-ip-core-manufacture	Altera/Mobiveil, Inc/MorethanIP/Northwest Logic, Inc	feature-maximum-number-of-serdes-channels
feature-device-logic-units	10570	feature-device-number-of-dlls-plls	4
feature-transceiver-blocks	8	feature-transceiver-speed-gbps	3.1875
feature-dedicated-dsp	6	feature-pci-blocks
feature-programmability	No	feature-maximum-internal-frequency-mhz	5000
feature-speed-grade	5	feature-giga-multiply-accumulates-per-second
feature-differential-i-o-standards-supported	PCML\|LVDS\|LVPECL	feature-single-ended-i-o-standards-supported	LVCMOS\|LVTTL
feature-external-memory-interface	ZBT SRAM\|QDRII SRAM\|QDR SRAM\|RLDRAM II\|DRAMII\|DDR SDRAM	feature-minimum-operating-supply-voltage-v	1.425
feature-maximum-operating-supply-voltage-v	1.575	feature-packaging
feature-rad-hard		feature-pin-count	672
feature-cecc-qualified	No	feature-esd-protection
feature-escc-qualified		feature-military	No
feature-aec-qualified	No	feature-aec-qualified-number
feature-auto-motive	No	feature-p-pap	No
feature-eccn-code	3A991	feature-svhc	Yes
feature-svhc-exceeds-threshold	No