This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

EP20K400FC672-1X +BOM

Electronic component with Ball Grid Array

Manufacturer:

Intel
Mfr.Part #:

EP20K400FC672-1X
Datasheet:

EP20K400FC672-1X Datasheet (PDF)
Part Life Cycle Code:

Obsolete
Reach Compliance Code:

compliant
ECCN Code:

3A991.D
HTS Code:

8542.39.00.01
EDA/CAD Models:

Request Free CAD Models for EP20K400FC672-1X

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

EP20K400FC672-1X General Description

With the EP20K400FC672-1X FPGA, Altera Corporation delivers a top-tier solution for high-density, high-performance logic integration needs. From its robust connectivity options to its power-efficient design and reliability features, this FPGA stands out as a versatile and dependable choice for a wide range of applications in the field of data processing, networking, and more

Specifications

Part Life Cycle Code	Obsolete	Reach Compliance Code	compliant
ECCN Code	3A991.D	HTS Code	8542.39.00.01
JESD-30 Code	S-PBGA-B672	JESD-609 Code	e0
Length	27 mm	Moisture Sensitivity Level	3
Number of I/O Lines	502	Number of Inputs	496
Number of Logic Cells	16640	Number of Outputs	496
Number of Terminals	672	Operating Temperature-Max	85 °C
Operating Temperature-Min		Organization	502 I/O
Output Function	MACROCELL	Programmable Logic Type	LOADABLE PLD
Propagation Delay	2.5 ns	Qualification Status	Not Qualified
Seated Height-Max	2.1 mm	Supply Voltage-Max	2.625 V
Supply Voltage-Min	2.375 V	Supply Voltage-Nom	2.5 V
Surface Mount	YES	Technology	CMOS
Temperature Grade	OTHER	Terminal Finish	TIN LEAD
Terminal Form	BALL	Terminal Pitch	1 mm
Terminal Position	BOTTOM	Width	27 mm