This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

GC80960RS100 +BOM

RISC Microprocessor, 32-Bit, 100MHz, CMOS, PBGA540, PLASTIC, BGA-540

Manufacturer:

INTEL CORP
Mfr.Part #:

GC80960RS100
Datasheet:

GC80960RS100 Datasheet (PDF)
Part Life Cycle Code:

Obsolete
Pin Count:

540
ECCN Code:

3A991.A.2
HTS Code:

8542.31.00.01
EDA/CAD Models:

Request Free CAD Models for GC80960RS100

Avaq Semiconductor offers the highly versatile and reliable GC80960RS100 driver, produced by INTEL CORP. With its multifunctional and high-performance capabilities, this component is an excellent choice for a wide range of electronic projects.

To ensure that you have all the necessary information to make the most of this component, Avaq provides a free datasheet PDF, as well as circuit diagrams, pin layouts, pin details, pin voltage ratings, and equivalent components for the GC80960RS100.

Avaq also offers free samples. Simply fill out and submit the sample request form to receive your free samples for testing. If you have any questions, please feel free to contact us at any time.

Specifications

Part Life Cycle Code	Obsolete	Pin Count	540
Reach Compliance Code		ECCN Code	3A991.A.2
HTS Code	8542.31.00.01	Address Bus Width	32
Bit Size	32	Boundary Scan	YES
Clock Frequency-Max	33.33 MHz	External Data Bus Width	32
Format	FIXED POINT	Integrated Cache	YES
JESD-30 Code	S-PBGA-B540	JESD-609 Code	e0
Length	42.5 mm	Low Power Mode	YES
Number of Terminals	540	Operating Temperature-Max	85 °C
Operating Temperature-Min		Qualification Status	Not Qualified
Seated Height-Max	4.1 mm	Speed	100 MHz
Supply Current-Max	1450 mA	Supply Voltage-Max	3.6 V
Supply Voltage-Min	3 V	Supply Voltage-Nom	3.3 V
Surface Mount	YES	Technology	CMOS
Temperature Grade	OTHER	Terminal Finish	TIN LEAD
Terminal Form	BALL	Terminal Pitch	1.27 mm
Terminal Position	BOTTOM	Width	42.5 mm
uPs/uCs/Peripheral ICs Type	MICROPROCESSOR, RISC