Payment Method
![hsbc](/img/service-policies-hsbc.png)
![paypal](/img/service-policies-paypal.png)
![wu](/img/service-policies-wu.png)
![mg](/img/service-policies-mg.png)
macro cells enable complex designs and fast executi
BGAManufacturer:
Mfr.Part #:
LC5512MV-45FN256C
Datasheet:
Series:
ispXPLD® 5000MV
Programmable:
Not Verified
Programmable Type:
In System Programmable
Delay Time Tpd(1) Max:
4.5 ns
EDA/CAD Models:
Please fill in the short form below and we will provide you the quotation immediately.
The ispXPLD 5000MX family represents a new class of device, referred to as the eXpanded Programmable Logic Devices (XPLDs). These devices extend the capability of Lattice’s popular SuperWIDE ispMACH 5000 architecture by providing flexible memory capability. The family supports single- or dual-port SRAM, FIFO, and ternary CAM operation. Extra logic has also been included to allow efficient implementation of arithmetic functions. In addition, sysCLOCK PLLs and sysIO interfaces provide support for the system-level needs of designers.
The devices provide designers with a convenient one-chip solution that provides logic availability at boot-up, design security, and extreme reconfigurability. The use of advanced process technology provides industry-leading performance with combinatorial propagation delay as low as 4.0ns, 2.8ns clock-to-out delay, 2.2ns set-up time, and operating frequency up to 300MHz. This performance is coupled with low static and dynamic power consumption. The ispXPLD 5000MX architecture provides predictable deterministic timing.
The availability of 3.3, 2.5 and 1.8V versions of these devices along with the flexibility of the sysIO interface helps users meet the challenge of today’s mixed voltage designs. Inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. Boundary scan testability further eases integration into today’s complex systems. A variety of density and package options increase the likelihood of a good fit for a particular application. Table 1 shows the members of the ispXPLD 5000MX family.
Category | Integrated Circuits (ICs)EmbeddedCPLDs (Complex Programmable Logic Devices) | Series | ispXPLD® 5000MV |
Programmable | Not Verified | Programmable Type | In System Programmable |
Delay Time tpd(1) Max | 4.5 ns | Voltage Supply - Internal | 3V ~ 3.6V |
Number of Logic Elements/Blocks | 16 | Number of Macrocells | 512 |
Number of I/O | 193 | Operating Temperature | 0°C ~ 90°C (TJ) |
Mounting Type | Surface Mount | Base Product Number | LC5512 |
After-Sales & Settlement Related
Payment Method
For alternative payment channels, please reach out to us at:
[email protected]Shipping Method
AVAQ determines and packages all devices based on electrostatic discharge (ESD) and moisture sensitivity level (MSL) protection requirements.
365-Day Product
Quality Guarantee
We promise to provide 365 days quality assurance service for all our products.
Qty. | Unit Price | Ext. Price |
---|---|---|
1+ | - | - |
The prices below are for reference only.
All bill of materials (BOM) can be sent via email to
[email protected],
or fill below form to Quote for LC5512MV-45FN256C, guaranteed quotes back within
12hr.
LCMXO2-1200HC-4TG100I
LATTICE
1000+ $3.419
LCMXO2-1200HC-4TG100C
LATTICE
1000+ $2.604
LC4032V-75TN48C
Lattice
High Performance E2 CMOS PLD Generic Array Logic
SiI164CTG64
Lattice
TQFP package Transmitter with 2 transmitters
LCMXO2-640HC-4TG100C
Lattice
ROHS Programmable Logic Device (CPLDs/FPGAs) 640 80 TQFP-100(14x14) LCMXO2-640HC-4TG100C