This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

LS1012ASE7EKA +BOM

Layerscape 64-bit Arm Cortex-A53, Single-core, 600MHz, 0 to 105C, Security enabled

LS1012ASE7EKA General Description

Microprocessors - MPU Layerscape 64-bit Arm Cortex-A53, Single-core, 600MHz, 0 to 105C, Security enabled

NXP Semiconductor Inventory

Key Features

Layerscape 64-bit Arm Cortex-A53, Single-core, 600MHz, 0 to 105C, Security enabled
NXP Semiconductor Original Stock

Application

  • Communication Infrastructure
  • Industrial
  • Smart City
  • Smart Home
NXP Semiconductor Inventory

Specifications

Silicon Rev Rev 1 Family QorIQ LS1012A
Qualification tier Industrial UART 10
LS1012A Block Diagram

Service Policies and Others

After-Sales & Settlement Related

payment Payment

Payment Method

hsbc
TT/Wire Transfer
paypal
Paypal
wu
Western Union
mg
Money Gram

For alternative payment channels, please reach out to us at:

[email protected]
shipping Shipping & Packing

Shipping Method

fedex
Fedex
ups
UPS
dhl
DHL
tnt
NTN
Packing

AVAQ determines and packages all devices based on electrostatic discharge (ESD) and moisture sensitivity level (MSL) protection requirements.

Warranty Warranty

We promise to provide 365 days quality assurance service for all our products.

Reviews

You need to log in to reply. Sign In | Sign Up

LS1012ASE7EKA Datasheet PDF

Preliminary Specification LS1012ASE7EKA PDF Download

LS1012ASE7EKA PDF Preview