This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

PCAL6416AER +BOM

Low-voltage translating 16-bit I2C-bus/SMBus I/O expander

Manufacturer:

NXP Semiconductor
Mfr.Part #:

PCAL6416AER
Datasheet:

PCAL6416AER Datasheet (PDF)
No Of Bits:

16
V<sub>DD</sub> [min]:

1.65
V<sub>DD</sub> [max]:

5.5
Over Volt Tolerant:

Y
EDA/CAD Models:

Request Free CAD Models for PCAL6416AER

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

PCAL6416AER General Description

I/O Expander

Key Features

Key Features
I2C-bus to parallel port expander
Operating power supply voltage range of 1.65 V to 5.5 V
Allows bidirectional voltage-level translation and GPIO expansion between:
1.8 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P
2.5 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P
3.3 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P
5 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P
Low standby current consumption:
1.5 μA typical at 5 V V
DD
1.0 μA typical at 3.3 V V
DD
Schmitt trigger action allows slow input transition and better switching noise immunity at the SCL and SDA inputs
5 V tolerant I/O ports
Active LOW reset input (
RESET
Open-drain active LOW interrupt output (
INT
400 kHz Fast-mode I2C-bus
Internal power-on reset
Power-up with all channels configured as inputs
No glitch on power-up
Noise filter on SCL/SDA inputs
Latched outputs with 25 mA drive maximum capability for directly driving LEDs
Latch-up performance exceeds 100 mA per JESD 78, Class II
ESD protection exceeds JESD 22
2000 V Human-Body Model (A114-A)
1000 V Charged-Device Model (C101)
Packages offered: TSSOP24, HWQFN24, UFBGA24, VFBGA24, XFBGA24, X2QFN24
Agile I/O Features
Software backward compatible with PCA6416A with interrupts disabled at power-up
Pin-to-pin drop-in replacement with PCA6416A
Output port configuration: bank selectable push-pull or open-drain output stages
Interrupt status: read-only register identifies the source of an interrupt
Bit-wise I/O programming features:
Output drive strength: four programmable drive strengths to reduce rise and fall times in low-capacitance applications
Input latch: Input Port register values changes are kept until the Input Port register is read
Pull-up/pull-down enable: floating input or pull-up/pull-down resistor enable
Pull-up/pull-down selection: 100 kΩ pull-up/pull-down resistor selection
Interrupt mask: mask prevents the generation of the interrupt when input changes state to prevent spurious interrupts
Product Longevity Program
This product is included in the NXP Product Longevity Program ensuring a stable supply of products for your embedded designs. The PCAL6416APW is included in the 15-year program

Specifications

No of bits	16	V<sub>DD</sub> [min]	1.65
V<sub>DD</sub> [max]	5.5	Over volt tolerant	Y
No of supplies	2	Standby current [typ] (µA)	0.5
Max Sink Current per bit (mA)	25	Source Current per bit (mA)	10
Interrupt output pin	Y	Reset input pin	Y
Output mode	Totem Pole/Open Drain	Input mode: invert option	Y
Internal pull-up resistor per bit (kOhm)	No/100