This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

PCM5101APW +BOM

Compact, -pin TSSOP package for space-constrained design

Manufacturer:

TI
Mfr.Part #:

PCM5101APW
Datasheet:

PCM5101APW Datasheet (PDF)
Number Of DAC Channels:

2
Analog Inputs:

0
Analog Outputs:

2
DAC SNR (typ) (dB):

106
EDA/CAD Models:

Request Free CAD Models for PCM5101APW

PCM5101APW General Description

Furthermore, the integrated PLL removes the requirement for a system clock, allowing for a simpler 3-wire I2S connection and reducing system EMI. The intelligent clock error and PowerSense undervoltage protection ensure pop-free performance, thanks to a two-level mute system. In addition, the PCM5101APW family offers significantly lower out-of-band noise compared to conventional DAC architectures, resulting in reduced EMI and aliasing in downstream amplifiers/ADCs

Key Features

Advanced Digital Signal Processing
Robust Clock Recovery for Error-Free Data Transfer
Multi-Channel Support for Increased Flexibility
Low Power Consumption for Extended Battery Life
Precision Temperature Compensation for Reliable Operation
Fault-Tolerant Design for Enhanced System Reliability

Specifications

Number of DAC channels	2	Analog inputs	0
Analog outputs	2	DAC SNR (typ) (dB)	106
Sampling rate (max) (kHz)	384	Control interface	H/W
Resolution (Bits)	32	Architecture	Delta Sigma with line driver
Operating temperature range (°C)	-25 to 85	Rating	Catalog