This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

THC63LVD824 +BOM

Line Driver/Receiver, PQFP100

Key Features

  • Wide dot clock range: 25-135MHz suited for VGA,
  • SVGA, XGA, SXGA, SXGA+ and UXGA
  • PLL requires No external components
  • Supports Dual Link, Dual-in (TTL)/Dual-out
  • (LVDS) pixel up to 170MHz dot clock for UXGA
  • Supports Single Link, Dual-in (TTL)/Single-out
  • (LVDS) pixel up to 135MHz dot clock for SXGA+
  • Supports Single Link, Single-in (TTL)/Single-out
  • (LVDS) pixel up to 85MHz dot clock for XGA
  • Clock edge selectable
  • Supports Reduced swing LVDS for Low EMI
  • Power down mode
  • Low power single 3.3V CMOS design
  • 100pin TQFP
  • THC63LVDM83R compatible

Specifications

Part Life Cycle Code Contact Manufacturer Reach Compliance Code compliant
ECCN Code EAR99 HTS Code 8542.39.00.01
JESD-30 Code S-PQFP-G100 JESD-609 Code e6
Moisture Sensitivity Level 3 Number of Terminals 100
Operating Temperature-Max 70 °C Operating Temperature-Min -10 °C
Power Supplies 3.3 V Qualification Status Not Qualified
Receive Delay-Max Supply Current-Max 173 mA
Supply Voltage-Nom 3.3 V Surface Mount YES
Temperature Grade COMMERCIAL Terminal Finish Tin/Bismuth (Sn/Bi)
Terminal Form GULL WING Terminal Pitch 0.5 mm
Terminal Position QUAD

Service Policies and Others

After-Sales & Settlement Related

payment Payment

Payment Method

hsbc
TT/Wire Transfer
paypal
Paypal
wu
Western Union
mg
Money Gram

For alternative payment channels, please reach out to us at:

[email protected]
shipping Shipping & Packing

Shipping Method

fedex
Fedex
ups
UPS
dhl
DHL
tnt
NTN
Packing

AVAQ determines and packages all devices based on electrostatic discharge (ESD) and moisture sensitivity level (MSL) protection requirements.

Warranty Warranty

We promise to provide 365 days quality assurance service for all our products.

Reviews

You need to log in to reply. Sign In | Sign Up