This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

W83795ADG +BOM

ROHS COMPLIANT, LQFP-48, Power Supply Management Circuit, Fixed, 1 Channel

Manufacturer:

Nuvoton Technology Corporation
Mfr.Part #:

W83795ADG
Datasheet:

W83795ADG Datasheet (PDF)
Pbfree Code:

Yes
Part Life Cycle Code:

Active
Pin Count:

48
Reach Compliance Code:

compliant
EDA/CAD Models:

Request Free CAD Models for W83795ADG

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

W83795ADG General Description

In conclusion, the W83795ADG is a reliable and user-friendly microcontroller that offers comprehensive monitoring and control capabilities for computer systems. Its advanced features and programmable functions make it an essential component for ensuring system reliability and performance. With the W83795ADG, users can rest assured that their computer systems are in safe hands

Key Features

Pin-to-pin backward compatible with W83759 VL-IDE Interface chip
VESA VL-Bus Rev 2.0 compatible, connects directly to local bus and four IDE drives
Direct interface to various ANSI ATA/ATA-2/FAST ATA/IDE-2/Enhanced IDE drives
Supports 32 and 16-bit data transfer
Fully software programmable for command active/recovery time and address setup, data hold time
Built-in VL-Bus to 16-bit IO data buffer for special applications
Fully supports Enhanced IDE features, including Fast PIO, Mode 3/4, IORDY flow control, prefetch control
Supports dual channels to allow up to four drives or non-disk devices (ATAPI CD-ROM and tape drives)
Pipeline pre-fetched reads and posted writes for concurrent disk and host operations
Independent access timing for all drives (primary/secondary and master/slave)
All Enhanced IDE new features may be disabled/enabled via driver or power-on setting by per drive selectability
ATA/Mode 0-4 PIO speed may be set as default timing of each drive via power-on jumper setting
Supports slave DMA mode protocol (reserved)
Supports auto power-down, standby, suspend APM power management state for green PCs
Primary and secondary channel can be independently enabled/disabled by software or jumper setting
Supports drivers for DOS, Windows, OS/2, UNIX, and Netware
Packaged in 100-pin QFP

Specifications

Pbfree Code	Yes	Part Life Cycle Code	Active
Pin Count	48	Reach Compliance Code	compliant
ECCN Code	EAR99	HTS Code	8542.39.00.01
Adjustable Threshold	NO	Analog IC - Other Type	POWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 Code	S-PQFP-G48	Length	7 mm
Number of Channels	1	Number of Functions	1
Number of Terminals	48	Operating Temperature-Max	70 °C
Operating Temperature-Min		Peak Reflow Temperature (Cel)	NOT SPECIFIED
Seated Height-Max	1.6 mm	Supply Voltage-Max (Vsup)	3.63 V
Supply Voltage-Min (Vsup)	2.97 V	Supply Voltage-Nom (Vsup)	3.3 V
Surface Mount	YES	Temperature Grade	COMMERCIAL
Terminal Form	GULL WING	Terminal Pitch	0.5 mm
Terminal Position	QUAD	Time@Peak Reflow Temperature-Max (s)	NOT SPECIFIED
Width	7 mm