This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

XC2VP20-5FF896C +BOM

96, 31 X 31 MM, 1 MM PITCH

Manufacturer:

XILINX
Mfr.Part #:

XC2VP20-5FF896C
Datasheet:

XC2VP20-5FF896C Datasheet (PDF)
Pbfree Code:

No
Part Life Cycle Code:

Obsolete
Pin Count:

896
Reach Compliance Code:

not_compliant
EDA/CAD Models:

Request Free CAD Models for XC2VP20-5FF896C

XC2VP20-5FF896C General Description

The Xilinx XC2VP20-5FF896C FPGA is a powerhouse of performance and efficiency. With a logic cell capacity of 20,160 and 768 kilobits of block RAM, this FPGA is designed to meet the most demanding design requirements. What sets this FPGA apart is its 144 hard IP cores for communication protocols, such as Ethernet and PCI, making it a versatile choice for a wide range of applications. Whether it's telecommunications, computing, or image processing, the XC2VP20-5FF896C FPGA delivers high performance while consuming minimal power

Specifications

Pbfree Code	No	Part Life Cycle Code	Obsolete
Pin Count	896	Reach Compliance Code	not_compliant
ECCN Code	3A991.D	HTS Code	8542.39.00.01
Clock Frequency-Max	1050 MHz	Combinatorial Delay of a CLB-Max	0.36 ns
JESD-30 Code	S-PBGA-B896	JESD-609 Code	e0
Length	31 mm	Moisture Sensitivity Level	4
Number of CLBs	2320	Number of Inputs	556
Number of Logic Cells	20880	Number of Outputs	556
Number of Terminals	896	Operating Temperature-Max	85 °C
Operating Temperature-Min		Organization	2320 CLBS
Peak Reflow Temperature (Cel)	225	Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY
Qualification Status	Not Qualified	Seated Height-Max	3.4 mm
Supply Voltage-Max	1.575 V	Supply Voltage-Min	1.425 V
Supply Voltage-Nom	1.5 V	Surface Mount	YES
Technology	CMOS	Temperature Grade	OTHER
Terminal Finish	TIN LEAD	Terminal Form	BALL
Terminal Pitch	1 mm	Terminal Position	BOTTOM
Time@Peak Reflow Temperature-Max (s)	30	Width	31 mm