This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

XC7VX485T-2FFG1761I +BOM

Field Programmable Gate Array, 37950 CLBs, 1818MHz, 485760-Cell, CMOS, PBGA1930

Manufacturer:

XILINX
Mfr.Part #:

XC7VX485T-2FFG1761I
Datasheet:

XC7VX485T-2FFG1761I Datasheet (PDF)
Pbfree Code:

Yes
Part Life Cycle Code:

Transferred
Pin Count:

1761
Reach Compliance Code:

not_compliant
EDA/CAD Models:

Request Free CAD Models for XC7VX485T-2FFG1761I

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

XC7VX485T-2FFG1761I General Description

The XC7VX485T-2FFG1761I is a high-performance field-programmable gate array (FPGA) manufactured by Xilinx. It belongs to the Virtex-7 family of FPGAs and is built on a 28nm process technology, offering high performance and low power consumption.This FPGA features 485,000 logic cells, making it ideal for implementing complex digital designs such as high-speed networking equipment, wireless communication systems, and high-performance computing applications. It also includes 3,840 DSP slices for implementing signal processing algorithms and 32.8 Mb of block RAM for data storage.The XC7VX485T-2FFG1761I is housed in a 1761-pin flip-chip ball grid array (FFG) package, providing a high-density and high-performance solution for demanding applications. It operates at a maximum speed of 550 MHz and supports various I/O standards such as LVDS, LVPECL, and HSTL.In addition, this FPGA features built-in security features such as bitstream encryption and authentication to protect intellectual property and prevent unauthorized access to the design. It also supports partial reconfiguration, allowing for dynamic changes to the FPGA design without disrupting the system operation.

Specifications

Pbfree Code	Yes	Part Life Cycle Code	Transferred
Pin Count	1761	Reach Compliance Code	not_compliant
ECCN Code	3A991.D	HTS Code	8542.39.00.01
Clock Frequency-Max	1818 MHz	Combinatorial Delay of a CLB-Max	0.61 ns
JESD-30 Code	S-PBGA-B1761	JESD-609 Code	e1
Length	42.5 mm	Number of CLBs	37950
Number of Inputs	700	Number of Logic Cells	485760
Number of Outputs	700	Number of Terminals	1761
Operating Temperature-Max	100 °C	Operating Temperature-Min	-40 °C
Organization	37950 CLBS	Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY
Qualification Status	Not Qualified	Seated Height-Max	3.5 mm
Supply Voltage-Max	1.03 V	Supply Voltage-Min	0.97 V
Supply Voltage-Nom	1 V	Surface Mount	YES
Technology	CMOS	Terminal Finish	TIN SILVER COPPER
Terminal Form	BALL	Terminal Pitch	1 mm
Terminal Position	BOTTOM	Width	42.5 mm