This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

APS6404L-3SQR-SN +BOM

Compact SOPpackage for space-constrained desig

Manufacturer:

AP Memory Technology CO., LTD
Mfr.Part #:

APS6404L-3SQR-SN
Datasheet:

APS6404L-3SQR-SN Datasheet (PDF)
Pin Count:

8
Released Date:

Aug 12, 2021
Last Modified Date:

Mar 7, 2023 4:10 PM UTC
EDA/CAD Models:

Request Free CAD Models for APS6404L-3SQR-SN

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

APS6404L-3SQR-SN General Description

This Pseudo-SRAM device features a high speed, low pin count interface. It has 4 SDR I/O pins and operates in SPI(serial peripheral interface) or QPI (quad peripheral interface) mode with frequencies up to 133 MHz. The data input (A/DQ) to the memory relies on clock (CLK) to latch all instructions, addresses and data. It is most suitable for low-power and low cost portable applications. It incorporates a seamless self-managed refresh mechanism. Hence it does not require the support of DRAM refresh from system host. The self-refresh feature is a special design to maximize performance of memory read operation.

Key Features

• Single Supply Voltage
o VDD=2.7 to 3.6V
• Interface: SPI/QPI with SDR mode
• Performance: Clock rate up to
o 133MHz for 32 Bytes Wrapped Burst
operation at VDD=3.0V+/-10%
o 109MHz for 32 Bytes Wrapped Burst
operation at VDD=3.3V+/-10%
o 84MHz for Linear Burst operation
• Organization: 64Mb, 8M x 8bits
• Addressable Bit Range: A[22:0]
• Page Size: 1024 bytes
• Refresh: Self-managed
• Operating Temperature Range:
o Tc = -40°C to +85°C (standard range)
o Tc = -40°C to +105°C (extended range)
• Maximum Standby Current
o 350µA @ 105°C
o 250µA @ 85°C
o 140µA @ 25°C