This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

CY7C425-25LMB +BOM

FIFO Mem Async Dual Depth/Width Uni-Dir 1K x 9 32-Pin CLLCC

Manufacturer:

Infineon Technologies Corporation
Mfr.Part #:

CY7C425-25LMB
Datasheet:

CY7C425-25LMB Datasheet (PDF)
Feature-organization:

1Kx9
Feature-minimum-operating-supply-voltage-v:

4.5
Feature-maximum-access-time-ns:

25
Feature-maximum-operating-supply-voltage-v:

5.5
EDA/CAD Models:

Request Free CAD Models for CY7C425-25LMB

CY7C425-25LMB General Description

The CY7C419, CY7C420/1, CY7C424/5, CY7C428/9, and CY7C432/3 are first-in first-out (FIFO) memories offered in 600-mil wide and 300-mil wide packages. They are, respectively, 256, 512, 1,024, 2,048, and 4,096 words by 9-bits wide. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and Empty flags are provided to prevent overrun and underrun. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the serial addition of propagation delays, so that throughput is not reduced. Data is steered in a similar manner.

Specifications

feature-organization	1Kx9	feature-minimum-operating-supply-voltage-v	4.5
feature-maximum-access-time-ns	25	feature-process-technology
feature-maximum-operating-supply-voltage-v	5.5	feature-maximum-operating-current-ma	80
feature-packaging		feature-rad-hard
feature-pin-count	32	feature-cecc-qualified	No
feature-esd-protection		feature-military	No
feature-aec-qualified	No	feature-aec-qualified-number
feature-auto-motive	No	feature-p-pap	No
feature-eccn-code	EAR99	feature-svhc
feature-svhc-exceeds-threshold	No