Payment Method
![hsbc](/img/service-policies-hsbc.png)
![paypal](/img/service-policies-paypal.png)
![wu](/img/service-policies-wu.png)
![mg](/img/service-policies-mg.png)
Configuration SRAM for FBGA
PLCC20Manufacturer:
Mfr.Part #:
EPC2LC20N
Datasheet:
Mount:
Surface Mount
Number Of Pins:
20
Weight:
722.005655 mg
Frequency:
16.7 MHz
EDA/CAD Models:
All bill of materials (BOM) can be sent via email to
[email protected],
or fill below form to Quote for EPC2LC20N, guaranteed quotes back within
12hr.
Please fill in the short form below and we will provide you the quotation immediately.
The MAX 9000 family of in-system-programmable, high-density, highperformance EPLDs is based on Altera’s third-generation MAX architecture. Fabricated on an advanced CMOS technology, the EEPROMbased MAX 9000 family provides 6,000 to 12,000 usable gates, pin-to-pin delays as fast as 10 ns, and counter speeds of up to 144 MHz.
Mount | Surface Mount | Number of Pins | 20 |
Weight | 722.005655 mg | Frequency | 16.7 MHz |
Max Frequency | 10 MHz | Max Operating Temperature | 70 °C |
Max Supply Voltage | 5.25 V | Memory Size | 256 kB |
Memory Type | FLASH | Min Operating Temperature | 0 °C |
Min Supply Voltage | 3 V | Operating Supply Current | 50 µA |
Operating Supply Voltage | 5 V | Schedule B | 8542320050 |
Height | 3.81 mm | Length | 8.97 mm |
Width | 8.97 mm |
After-Sales & Settlement Related
Payment Method
For alternative payment channels, please reach out to us at:
[email protected]Shipping Method
AVAQ determines and packages all devices based on electrostatic discharge (ESD) and moisture sensitivity level (MSL) protection requirements.
365-Day Product
Quality Guarantee
We promise to provide 365 days quality assurance service for all our products.
Qty. | Unit Price | Ext. Price |
---|---|---|
1+ | - | - |
The prices below are for reference only.
Arrived well thank you