Payment Method
![hsbc](/img/service-policies-hsbc.png)
![paypal](/img/service-policies-paypal.png)
![wu](/img/service-policies-wu.png)
![mg](/img/service-policies-mg.png)
DDR SDRAM DRAM Chip
TSOPManufacturer:
NANYA
Mfr.Part #:
NT5DS32M16DS-5T
Datasheet:
Package/Case:
TSOP
Product Type:
EDA/CAD Models:
Please fill in the short form below and we will provide you the quotation immediately.
Double data rate architecture: two data transfers per clock cycle
Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
DQS is edge-aligned with data for reads and is center aligned with data for writes
Differential clock inputs (CK and CK)
Four internal banks for concurrent operation
Data mask (DM) for write data
DLL aligns DQ and DQS transitions with CK transitions, also aligns QFC transitions with CK during Read cyclesCommands entered on each positive CK edge; data and data mask referenced to both edges of DQS
Burst lengths: 2, 4, or 8
CAS Latency: 2, 2.5
Auto Precharge option for each burst access
Auto Refresh and Self Refresh Modes
15.6ms Maximum Average Periodic Refresh Interval
Supports tRAS lockout feature
2.5V (SSTL_2 compatible) I/O
VDDQ = 2.5V0.2V
VDD = 2.5V0.2V
-7K parts support PC2100 modules.
-75B parts support PC2100 modules
-8B parts support PC1600 modules
Product Category | Memory ICs |
After-Sales & Settlement Related
Payment Method
For alternative payment channels, please reach out to us at:
[email protected]Shipping Method
AVAQ determines and packages all devices based on electrostatic discharge (ESD) and moisture sensitivity level (MSL) protection requirements.
365-Day Product
Quality Guarantee
We promise to provide 365 days quality assurance service for all our products.
Qty. | Unit Price | Ext. Price |
---|---|---|
1+ | - | - |
The prices below are for reference only.
All bill of materials (BOM) can be sent via email to
[email protected],
or fill below form to Quote for NT5DS32M16DS-5T, guaranteed quotes back within
12hr.