This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

EDE1116AEBG-6E-F +BOM

DDR DRAM, 64MX16, 0.45ns, CMOS, PBGA84, HALOGEN FREE AND ROHS COMPLIANT, FBGA-84

Key Features

Double-data-rate architecture; two data transfers per clock cycle

The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture

Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver

DQS is edge-aligned with data for READs; center aligned with data for WRITEs

Differential clock inputs (CK and /CK)

DLL aligns DQ and DQS transitions with CK transitions

Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS

Data mask (DM) for write data

Posted /CAS by programmable additive latency for better command and data bus efficiency

Programmable RDQS, /RDQS output for making 8 organization compatible to 4 organization

/DQS, (/RDQS) can be disabled for single-ended Data Strobe operation

Off-Chip Driver (OCD) impedance adjustment is not supported.

Specifications

Product Category Memory ICs

Service Policies and Others

After-Sales & Settlement Related

payment Payment

Payment Method

hsbc
TT/Wire Transfer
paypal
Paypal
wu
Western Union
mg
Money Gram

For alternative payment channels, please reach out to us at:

[email protected]
shipping Shipping & Packing

Shipping Method

fedex
Fedex
ups
UPS
dhl
DHL
tnt
NTN
Packing

AVAQ determines and packages all devices based on electrostatic discharge (ESD) and moisture sensitivity level (MSL) protection requirements.

Warranty Warranty

We promise to provide 365 days quality assurance service for all our products.

Reviews

You need to log in to reply. Sign In | Sign Up

In Stock: 5,837

Minimum Order: 1

Qty. Unit Price Ext. Price
1+ - -

The prices below are for reference only.